

ICGEE Curriculum available for 2011/2012 Academic Year

Semiconductor Processes II

| | |
|-----------------------------------|--|
| Module Title: | PH5092 – Semiconductor Processes II |
| Module Status¹: | Available in second semester 2011/2012 academic year (Spring 2012) |

Generic Module Information

| | |
|--|--|
| Name of module owner/lecturer? | Dr. Arousian Arshak & Prof. Khalil Arshak |
| Delivery mode: e.g. on-site, on-line, mixed-mode, intensive block delivery. For on-site specify contact hours per week | <p>For Limerick located students: on-site in UL: 2 hours lectures per week, and 1 hour of tutorial per week.</p> <p>For students from other locations: Intensive block delivery mode, in UL plus course materials available online via ICGEE VLE.</p> |
| Duration of the module: | 1 semester |
| Assessment methods and weightings where relevant: | 20% project 80% written exam |
| Pass standard: | 30% |
| Penalties for late submission of continuous assessment work: | none |
| Number of ECTs or institutional credits assigned to the module: | 6 ECTs |
| Course Content or Syllabus | <p>Rational</p> <ul style="list-style-type: none"> The purpose of the module is to introduce advanced CMOS process technology and the problems associated with the device fabrication as the technology moves towards 30 nm features and below <p>Syllabus</p> <ul style="list-style-type: none"> CMOS process flow: CMOS fabrication steps, active region formation, shallow trench isolation, n and p well formation. Gate formation: threshold voltage, control of V_{th} in n and p channel MOS devices, tip or LDD formation (hot electrons), sidewall spacer. Source and drain formation: contact and interconnect formation, multilevel metal formation for ULSI, RC time delay. Surface contaminants: particles, metallic contaminants, organic contaminants, native/chemical oxide, and moisture. Cleaning processes: surface characteristics, wet cleaning, dry cleaning, supercritical fluid cleaning, and lamp cleaning-surface refreshing. Cleaning /Etching Chemistries]: contamination reduction, gettering (intrinsic and extrinsic). Chemical Mechanical Polishing (CMP): SiO₂ inter-level |

¹ Is the module available, what is the planned start date?

ICGEE Curriculum available for 2011/2012 Academic Year

| | |
|----------------------------|---|
| | <p>dielectric layers planarization, tungsten plug formation and shallow trench isolation. Dual Damascene: trench first approach, via first approach, optical proximity correction.</p> <ul style="list-style-type: none"> • High and low K dielectrics: silicon on insulator, ultra thin oxides, gate dielectrics, degradation mechanisms, nitroxides, fluorinated oxides, shallow junction formation, transient enhanced diffusion. • Electrostatic discharge (ESD): basics of ESD, principles of ESD control. Semiconductor Metrology: CD and overlay measurements, electrical and optical measurements. Assembly: front-end assembly and backend assembly. • Semiconductor failure analysis: implant metrology; interconnect process metrology, Ellipsometry, reflectrometry, sheet resistance measurements |
| Learning Outcomes | <p><i>Cognitive (Knowledge, Understanding, Application, Analysis, Evaluation, Synthesis):</i></p> <ul style="list-style-type: none"> • Define key concepts relating to advance CMOS process technology. • Describe the principal stages of IC fabrication, and the tools and materials required. • Explain the physical principles involved in advanced CMOS process technology and device fabrication • Derive relevant equations describing advanced CMOS process technology, from basic laws and principles. • Solve numerical problems from information provided on the topics covered. |
| Recommended Text | <ul style="list-style-type: none"> • Robert F. Pierret (1983) Module Series on Solid State Devices , Wesley • James D. Plummer (2000) Silicon VLSI Technology , Prentice Hall |
| Supplementary Texts | None |
| Other relevant information | |